

Europäisches Patentamt European Patent Office Office européen des brevets

REC'D 0 1 NOV 2004

WIPO

PCT

PCT/1804/52026

Bescheinigung

Certificate

Attestation

Die angehefteten Unterlagen stimmen mit der ursprünglich eingereichten Fassung der auf dem nächsten Blatt bezeichneten europäischen Patentanmeldung überein. The attached documents are exact copies of the European patent application described on the following page, as originally filed.

Les documents fixés à cette attestation sont conformes à la version initialement déposée de la demande de brevet européen spécifiée à la page suivante.

Patentanmeldung Nr. Patent application No. Demande de brevet n°

03103880.5

PRIORITY DOCUMENT

SUBMITTED OR TRANSMITTED IN COMPLIANCE WITH RULE 17.1(a) OR (b)

> Der Präsident des Europäischen Patentamts; Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets p.o.

R C van Dijk



Anmeldung Nr:

Application no.: 03103880.5

Demande no:

Anmeldetag:

Date of filing: 21.10.03

Date de dépôt:

Anmelder/Applicant(s)/Bemandeur(s):

Koninklijke Philips Electronics N.V. Groenewoudseweg 1 5621 BA Eindhoven PAYS-BAS

Bezeichnung der Erfindung/Title of the invention/Titre de l'invention: (Falls die Bezeichnung der Erfindung nicht angegeben ist, siehe Beschreibung. If no title is shown please refer to the description. Si aucun titre n'est indiqué se referer à la description.)

Analog-to-digital-converting and suppressing system

In Anspruch genommene Prioriät(en) / Priority(ies) claimed /Priorité(s) revendiquée(s)
Staat/Tag/Aktenzeichen/State/Date/File no./Pays/Date/Numéro de dépôt:

Internationale Patentklassifikation/International Patent Classification/Classification internationale des brevets:

H03M1/00

Am Anmeldetag benannte Vertragstaaten/Contracting states designated at date of filing/Etats contractants désignées lors du dépôt:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR LI

15

20

25

Analog-to-digital-converting and suppressing system

The invention relates to converting an analog wanted signal into a digital wanted signal and for suppressing an analog unwanted signal, and to a receiver comprising a tuner and a channel decoder, and to a tuner and a channel decoder for use in such a receiver.

Examples of such a receiver are televisions, set-top-boxes, mobile terminals like mobile phones, and modems.

A prior art system is known from WO 00/55977, which discloses an analog filter and an analog-to-digital-converter in a radio receiver. This radio receiver receives a radio signal comprising modulated analog and/or digital information. The radio signal is frequency down converted into an intermediate frequency signal. Due to frequency conversions, disturbances and non-ideal components, this intermediate frequency signal comprises not just an analog wanted signal (comprising the modulated analog and/or digital information), but also an analog unwanted signal. The analog filter suppresses the analog unwanted signal and passes the analog wanted signal to the analog-to-digital-converter, which converts the analog wanted signal into a digital output signal.

The signal-to-noise-ratio (SNR) of a digital output signal of an analog-to-digital-converter (ADC) depends on the ratio between a peak level of the wanted + unwanted signals, which can be dominated by a strong unwanted signal, and the root-mean-square level (RMS) of the wanted signal. A higher clock frequency and/or a higher (effective) number of bits in the analog-to-digital-converter can be used to improve the performance. The expression is as follows:

 $SNR[dB] = 6 ENOB + 1.76dB + 10log(f_{clock}/B_s) - 20log(u_{tot,peak}/u_{s,RMS})$

Wherein ENOB = the effective number of ADC bits (ADC is not ideal);

ENOB < N = the physical number of ADC bits;

f_{clock} = the clock frequency of the ADC;

B_s = the wanted signal bandwidth;

 $u_{tot,peak}$ = the peak voltage level of the wanted + unwanted signals;

 $u_{s,RMS}$ = the RMS voltage level of the wanted signal u_s .

The analog filter before the analog-to-digital-converter is normally intended for maximal suppression of the unwanted signal in an adjacent channel, without affecting the wanted signal spectrum. As can be seen in the formula, the signal-to-noise-ratio will increase by that. By reducing the (effective) number of bits, the signal-to-noise-ratio will also increase. This property makes a trade-off between both possible. Some other possibility, seen from the formula, is the possible reduction of clock frequency, which is allowed when the peak voltage is reduced.

The prior art system is disadvantageous, inter alia, due to comprising an analog filter that should not affect the analog wanted signal spectrum. To maximally suppress the analog unwanted signal, without affecting the analog wanted signal spectrum, the analog filter must have a high complexity. When suppressing the analog unwanted signal to a certain degree only, without affecting the analog wanted signal spectrum, the signal-to-noise-ratio of the analog-to-digital-converter will decrease.

15

20

25

30

10

5

It is an object of the invention, inter alia, to provide an improved system for converting an analog wanted signal into a digital wanted signal and for suppressing an analog unwanted signal. The invention is defined by the independent claims. The dependent claims define advantageous embodiments.

By introducing the analog filter for not just at least partly suppressing the analog unwanted signal but also at least partly suppressing the analog wanted signal, the analog unwanted signal in an adjacent channel can now be suppressed better than before, at the cost of also partly suppressing the analog wanted signal in a wanted channel. By introducing the compensator for compensating the digital output signal for the partly suppressing of the analog wanted signal, the wanted signal is restored. As a result, (limited) suppression of signal components by narrow filtering is now allowed, which will be compensated by an inverse selectivity curve in the wanted signal bandwidth after the analog-to-digital-converter. Due to the narrow filtering, significantly more signal power from the adjacent channel can be suppressed with an analog filter of the same order (complexity, number of components) as before.

The improved system according to the invention offers the possibility of achieving a better signal-to-noise-ratio of this system compared to prior art systems.

Alternatively, the signal-to-noise-ratio of prior art systems can be achieved by using a less

10

15

20

25

30

complex and/or less expensive and/or less power consuming analog-to-digital-converter having either a lower resolution expressed in a lower number of bits or operating at a lower clock frequency. Further, combinations of slightly improved signal-to-noise-ratios and slightly less complex and/or less expensive and/or less power consuming analog-to-digital-converters are now possible.

A first embodiment of the system according to the invention is defined by the compensator comprising a digital filter or an equalizer. Such a digital filter or equalizer for example performs digital signal processing and is common in the art.

A second embodiment of the system according to the invention is defined by the analog wanted signal being a low intermediate frequency signal. For low intermediate frequency receivers or low IF receivers, the system according to the invention is advantageous due to adjacent channel selectivity being realized on an analog integrated circuit before entering the analog-to-digital-converter.

A third embodiment of the system according to the invention is defined by the analog wanted signal being a zero intermediate frequency signal, with a first set of analog filter, analog-to-digital-converter and compensator converting and suppressing an in-phase signal and with a second set of analog filter, analog-to-digital-converter and compensator converting and suppressing a quadrature signal. For zero intermediate frequency receivers or zero IF receivers, the system according to the invention is advantageous due to adjacent channel selectivity being realized on an analog integrated circuit before entering the analog-to-digital-converter.

A fourth embodiment of the system according to the invention is defined by the analog filter and the compensator being matched. The required filter characteristics before and after the analog-to-digital-converter need both to be well defined. In this case, the filters are matched by design, and any adaptivity and/or control loop in the compensator is/are avoided.

A fifth embodiment of the system according to the invention is defined by the compensator being adaptive and/or comprising a control loop to avoid any matching between the analog filter and the compensator. By adaptively filtering in the digital domain, the digital system corrects for frequency characteristic errors.

A sixth embodiment of the system according to the invention is defined by further comprising an amplifier for amplifying the analog wanted signal and the analog unwanted signal. This amplifier is coupled to an input of the analog filter and allows the input range of the analog-to-digital-converter being used optimally. Compared to being

10

15

20

25

30

located after the analog filter, the location of the amplifier before the analog filter is better for achieving a low noise level.

A seventh embodiment of the system according to the invention is defined by further comprising an amplifier for amplifying the analog output signal. This amplifier is located between an output of the analog filter and an input of the analog-to-digital-converter and allows the input range of the analog-to-digital-converter being used optimally.

Embodiments of the method according to the invention and of the receiver according to the invention correspond with the embodiments of the system according to the invention.

The invention is based upon an insight, inter alia, that prior art systems, in which the adjacent channel is not suppressed completely, have a relatively bad signal-to-noise-ratio, which can be improved by increasing the resolution of the analog-to-digital converter by increasing its number of bits (more complex and more expensive) or by increasing its clock frequency (more complex and more expensive and more power consumption), and is based upon a basic idea, inter alia, that the analog unwanted signal in the adjacent channel can be suppressed better than before, at the cost of also partly suppressing the analog wanted signal in a wanted channel, whereby the partly suppressed analog wanted signal can be compensated and restored, after the analog-to-digital-converter, by using a compensator.

The invention solves the problem, inter alia, to provide an improved system for converting an analog wanted signal into a digital wanted signal and for suppressing an analog unwanted signal, and is advantageous, inter alia, in that the signal-to-noise-ratio of the system is improved, whereby alternatively a less complex and/or less expensive and/or less power consuming analog-to-digital-converter can be used having either a lower resolution expressed in a lower number of bits or operating at a lower clock frequency.

These and other aspects of the invention will be apparent from and elucidated with reference to the embodiments(s) described hereinafter.

In the drawings:

Fig. 1a - 1d show in block diagram form (a) a prior art system, (b) a system according to the invention both for zero intermediate frequency signals, (c) a prior art system, and (d) a system according to the invention both for low intermediate frequency signals; and

Fig. 2 shows in block diagram form a receiver according to the invention comprising a tuner according to the invention and a channel decoder according to the invention.

5

10

15

20

25

30

The prior art system 23 for zero intermediate frequency signals as shown in Fig. 1a comprises a series circuit of an amplifier 6, an analog filter 8, an analog-to-digital converter 5 and a digital filter 10. The amplifier 6 receives a zero intermediate frequency signal comprising not just an analog wanted signal indicated by "w" in a wanted channel (with modulated analog and/or digital information), but also comprising an analog unwanted signal indicated by "unw" in an adjacent channel. The analog filter 8 does not have any inchannel roll-off, and therefore leaves the analog wanted signal substantially as it is, and suppresses only a part of the analog unwanted signal. As a result, the adjacent channel cannot be suppressed completely, and a part of the analog unwanted channel, together with the analog wanted channel, will be supplied to the analog-to-digital-converter 5. The limited resolution and the limited input range of the analog-to-digital-converter 5 are then available for converting the entire analog input signal comprising the analog wanted signal and the part of the analog unwanted signal not filtered completely. In other words, at a predefined clock frequency and for a predefined input range, some of the bits of the analog-to-digital-converter 5 are available for converting the analog wanted signal, and the other bits of the analog-todigital-converter 5 are required for converting the part of the analog unwanted signal not suppressed completely. This is relatively inefficient, and decreases the signal-to-noise-ratio of the system 23. Digital filter 10 filters a digital output signal coming from analog-to-digitalconverter 5 to suppress a digital unwanted signal in the adjacent channel for improving the performance of the system 23.

The system 22 according to the invention for zero intermediate frequency signals as shown in Fig. 1b comprises a series circuit of an amplifier 6, an analog filter 2, an analog-to-digital converter 5 and a compensator 4 (like a digital filter or an equalizer). The amplifier 6 receives the zero intermediate frequency signal comprising not just the analog wanted signal indicated by "w" in the wanted channel (with modulated analog and/or digital information), but also comprising the analog unwanted signal indicated by "unw" in the adjacent channel. The analog filter 2 has in-channel roll-off, and therefore suppresses the analog unwanted signal in the adjacent channel now better compared to the prior art situation as shown in Fig. 1(a), at the cost of also suppressing a part of the analog wanted signal in the

10

15

20

25

30

wanted channel. As a result, at a predefined clock frequency and for a predefined input range, according to the invention, more bits of the analog-to-digital-converter 5 are available for converting the analog wanted signal, and less bits of the analog-to-digital-converter 5 are required for converting the part of the analog unwanted signal not suppressed completely. So, in the system 22 according to the invention, the analog-to-digital-converter 5 is used relatively efficiently, which increases the signal-to-noise-ratio of the system 22. By introducing the compensator 4 for compensating the suppressed part of the analog wanted signal, the wanted signal is restored. Thereto, in the wanted channel, the characteristic of the compensator 4 corresponds with an inverted version of the characteristic of the analog filter 2, and in the adjacent channel, the characteristic of the compensator 4 is such that the digital unwanted signal is suppressed as much as possible, similar to the characteristic of the analog filter 2 being such that the analog unwanted signal is suppressed as much as possible.

Due to zero intermediate frequency signals comprising in-phase signals and quadrature signals, a first set of analog filter 2, analog-to-digital-converter 5 and compensator 4 will be used for converting and suppressing the in-phase signal, and a second set (not shown) of analog filter, analog-to-digital-converter and compensator will be used for converting and suppressing the quadrature signal. For zero intermediate frequency receivers or zero IF receivers, the system 22 according to the invention is advantageous due to adjacent channel selectivity being realized on an analog integrated circuit before entering the analog-to-digital-converter 5.

The prior art system 21 for low intermediate frequency signals as shown in Fig. 1c comprises a series circuit of an amplifier 6, an analog filter 7, an analog-to-digital converter 5 and a digital filter 9. The amplifier 6 receives a low intermediate frequency signal comprising not just an analog wanted signal indicated by "w" in a wanted channel (with modulated analog and/or digital information), but also comprising an analog unwanted signal indicated by "unw" in an adjacent channel, etc. as already described for Fig. 1(a). Thereby it should be noted that unwanted signal could in principle be on both sides (upper as well as lower adjacent channels are possible) of the wanted frequency spectrum. Between zero and the lowest frequency of the wanted spectrum, some unwanted signal power could be present.

The system 20 according to the invention for low intermediate frequency signals as shown in Fig. 1d comprises a series circuit of an amplifier 6, an analog filter 1, an analog-to-digital converter 5 and a compensator 3. The amplifier 6 receives the low intermediate frequency signal comprising not just the analog wanted signal indicated by "w" in the wanted channel (with modulated analog and/or digital information), but also

10

15

20

25

30

comprising the analog unwanted signal indicated by "unw" in the adjacent channel, etc. as already described for Fig. 1b.

7

For low intermediate frequency receivers or low IF receivers, the system 20 according to the invention is advantageous due to adjacent channel selectivity being realized on an analog integrated circuit before entering the analog-to-digital-converter 5.

For example, in a frequency domain, the analog filter 1,2 reduces a highest frequency of the analog wanted signal by at least 3 dB, and the compensator 3,4 improves the highest frequency of a digital wanted signal by at least 3 dB.

Compensator 3,4 may comprise an equalizer or a digital filter etc. To improve the correspondence between the characteristic of the compensator 3,4 and the inverted version of the characteristic of the analog filter 1,2, the analog filter 1,2 and the compensator 3,4 can be either matched by design to avoid any adaptivity and/or control loop in the compensator 3,4, or the compensator 3,4 can be made adaptive and/or be provided with such a control loop, to avoid any matching.

Analog filter 1,2 and compensator 3,4 can be designed and made common in the art.

The amplifier 6 for amplifying the analog wanted signal and the analog unwanted signal of the zero/low intermediate frequency signal allows the input range of the analog-to-digital-converter 5 being used optimally. Alternatively, this amplifier may be located between an output of the analog filter 1,2 and an input of the analog-to-digital-converter 5 for amplifying the analog output signal coming from the analog filter 1,2 to allow the input range of the analog-to-digital-converter 5 to be used optimally. Compared to being located after the analog filter 1,2, the location of the amplifier before the analog filter 1,2 is better for achieving a low noise level.

The receiver 30 according to the invention as shown in Fig. 2 comprises a tuner 31 according to the invention and a channel decoder 32 according to the invention. The tuner 31 comprises a series circuit of an input amplifier/filter 11 coupled to an antenna for receiving a radio signal, a frequency down converter 12 like for example a mixer, the amplifier 6 and the analog filter 1. The channel decoder 32 comprises a series circuit of the analog-to-digital-converter 5, the digital filter 3, a decimator 13 and a demodulator 14 for generating a demodulated signal to be supplied to for example a man-machine-interface like a loudspeaker, a display, a screen etc. The input amplifier/filter 11, the frequency down converter 12, the decimator 13 and the demodulator 14 are further disclosed and described in WO 00/55977.

10

15

Alternatively, for example equalizing can also be done later in the digital domain. So compensation for the analog in-channel characteristic is allowed to be done later than indicated in the Figures. Generally, between any two units shown in the Figures, further units may be present, and each unit shown in the Figures may comprise further sub-units, without departing from the scope of the appended claims.

It should be noted that the above-mentioned embodiments illustrate rather than limit the invention, and that those skilled in the art will be able to design many alternative embodiments without departing from the scope of the appended claims. In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. Use of the verb "to comprise" and its conjugations does not exclude the presence of elements or steps other than those stated in a claim. The article "a" or "an" preceding an element does not exclude the presence of a plurality of such elements. The invention may be implemented by means of hardware comprising several distinct elements, and by means of a suitably programmed computer. In the device claim enumerating several means, several of these means may be embodied by one and the same item of hardware. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.

CLAIMS:

5

15

20

1. System (20,22) for converting an analog wanted signal into a digital wanted signal and for suppressing an analog unwanted signal and comprising

an analog filter (1,2) for at least partly suppressing the analog wanted signal and the analog unwanted signal, resulting in an analog output signal;

an analog-to-digital-converter (5) for converting the analog output signal into a digital output signal; and

a compensator (3,4) for compensating the digital output signal for the at least partly suppressing of the analog wanted signal.

- 2. System (20,22) according to claim 1, wherein the compensator (3,4) comprises a digital filter or an equalizer.
 - 3. System (20) according to claim 1, wherein the analog wanted signal is a low intermediate frequency signal.
 - 4. System (22) according to claim 1, wherein the analog wanted signal is a zero intermediate frequency signal, with a first set of analog filter (2), analog-to-digital-converter (5) and compensator (4) converting and suppressing an in-phase signal and with a second set of analog filter, analog-to-digital-converter and compensator converting and suppressing a quadrature signal.
 - 5. System (20,22) according to claim 1, wherein the analog filter (1,2) and the compensator (3,4) are matched.
- 25 6. System (20,22) according to claim 1, wherein the compensator (3,4) is adaptive and/or comprises a control loop to avoid any matching between the analog filter (1,2) and the compensator (3,4).

- 7. System (20,22) according to claim 1, further comprising an amplifier (6) for amplifying the analog wanted signal and the analog unwanted signal.
- 8. System (20,22) according to claim 1, further comprising an amplifier for amplifying the analog output signal.
 - 9. Method of converting an analog wanted signal into a digital wanted signal and for suppressing an analog unwanted signal and comprising the steps of
- at least partly suppressing the analog wanted signal and the analog unwanted signal, resulting in an analog output signal;

converting the analog output signal into a digital output signal; and compensating the digital output signal for the at least partly suppressing of the analog wanted signal.

15 10. Receiver (30) comprising a tuner (31) and a channel decoder (32), the tuner (31) comprising

an analog filter (1) for at least partly suppressing an analog wanted signal and an analog unwanted signal, resulting in an analog output signal; and the channel decoder comprising

- an analog-to-digital-converter (5) for converting the analog output signal into a digital output signal; and
 - a compensator (3) for compensating the digital output signal for the at least partly suppressing of the analog wanted signal.
- Tuner (31) for use in the receiver (30) as claimed in claim 10 and comprising the analog filter (1) for at least partly suppressing the analog wanted signal and the analog unwanted signal, resulting in the analog output signal to be supplied to the channel decoder (32).
- 30 12. Channel decoder (32) for use in a receiver (30) as claimed in claim 10 and comprising

the analog-to-digital-converter (5) for converting the analog output signal originating from the tuner (31) into the digital output signal; and

the compensator (3) for compensating the digital output signal for the at least partly suppressing of the analog wanted signal.


11

ABSTRACT:

Systems (20,22) with analog-to-digital-converters (5), for use in receivers (30) comprising tuners (31) and channel decoders (32), comprise analog filters (1,2) located before the analog-to-digital-converters (5). The analog filters (1,2) at least partly suppress the analog wanted signal and the analog unwanted signal. Compensators (3,4) compensate the digital output signal of the analog-to-digital-converters (5) for the at least partly suppressing of the analog wanted signal. As a result, the analog unwanted signal in an adjacent channel could now be suppressed better than before, at the cost of also partly suppressing the analog wanted signal in a wanted channel. The compensators (3,4) restore the wanted signal.

10 (Fig. 1)

5



FCT/IB2004/052026

